Skip to content

Netlist-to-Verilog Converter for Digital Circuits in eSim : Proposed Theme for FOSS Hack 2026 #466

Description

@Eyantra698Sumanto

Proposed Theme for FOSS Hack 2026

Netlist-to-Verilog Converter for Digital Circuits in eSim

Participants will develop a tool that converts digital netlists generated in eSim into synthesizable Verilog code. This will enable digital circuits designed using the schematic editor to be exported and used in RTL-based design flows.

The script should parse the digital netlist and map commonly used components such as AND, OR, NOT, XOR gates, multiplexers, and flip-flops into equivalent Verilog constructs.

Expected Outputs:

  • A script/tool that parses eSim digital netlists

  • Mapping of supported digital components to synthesizable Verilog

  • Generated Verilog module for the given circuit

  • Example test circuits demonstrating correct conversion

  • Documentation explaining usage and supported components

Participants are encouraged to use open-source tools and contribute improvements that can be integrated into the eSim ecosystem.

This track aims to strengthen the digital design capabilities of eSim and enable interoperability with modern open-source digital design workflows.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions