GitHub - david-shmailov/CPU_task3_MIPS: We implemented a single cycle version of the MIPS CPU in VHDL code, under the simplification of 1 cycle memory delay, a reduced instruction set defined by the assignment, and 10-bit memory space. We then used the Quartus FPGA chipset to verify the design. By David Shmailov and Aviram Lachmani

Repository navigation

CPU_task3_MIPS

Public

About

We implemented a single cycle version of the MIPS CPU in VHDL code, under the simplification of 1 cycle memory delay, a reduced instruction set defined by the assignment, and 10-bit memory space. We then used the Quartus FPGA chipset to verify the design. By David Shmailov and Aviram Lachmani

design digital-architecture fpga mips mips-architecture quartus verification vhdl

Activity

1 star

1 watching

1 fork

Report repository