Skip to content
Navigation Menu
Sign in
Appearance settings
Platform
AI CODE CREATION
GitHub Copilot
Write better code with AI
GitHub Copilot app
Direct agents from issue to merge
MCP Registry
Integrate external tools
DEVELOPER WORKFLOWS
Actions
Automate any workflow
Codespaces
Instant dev environments
Issues
Plan and track work
Code Review
Manage code changes
Code Quality
Enforce quality at merge
APPLICATION SECURITY
GitHub Advanced Security
Find and fix vulnerabilities
Code security
Secure your code as you build
Secret protection
Stop leaks before they start
EXPLORE
Why GitHub
Documentation
Blog
Changelog
Marketplace
View all features
Solutions
BY COMPANY SIZE
Enterprises
Small and medium teams
Startups
Nonprofits
BY USE CASE
App Modernization
DevSecOps
DevOps
CI/CD
View all use cases
BY INDUSTRY
Healthcare
Financial services
Manufacturing
Government
See all industries
View all solutions
Resources
EXPLORE BY TOPIC
AI
Software Development
DevOps
Security
View all topics
EXPLORE BY TYPE
Customer stories
Events & webinars
Ebooks & reports
Business insights
GitHub Skills
SUPPORT & SERVICES
Documentation
Customer support
Community forum
Trust center
Partners
View all resources
Open Source
COMMUNITY
GitHub Sponsors
Fund open source developers
PROGRAMS
Security Lab
Maintainer Community
GitHub Stars
Archive Program
REPOSITORIES
Topics
Trending
Collections
Enterprise
ENTERPRISE SOLUTIONS
Enterprise platform
AI-powered developer platform
AVAILABLE ADD-ONS
GitHub Advanced Security
Enterprise-grade security features
Copilot for Business
Enterprise-grade AI features
Premium Support
Enterprise-grade 24/7 support
Pricing
Search
/
Sign in
Sign up
Appearance settings
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
marcel3593
FPGA
Repository navigation
Code
Issues
Pull requests
Actions
Projects
Security and quality
Insights
More
items
FPGA
Public
Notifications
You must be signed in to change notification settings
Fork
0
(
0
)
Star
1
(
1
)
You must be signed in to star a repository
About
FPAG/interface/verilog/system verilog/digital logic design study
Topics
fpag
verilog
Resources
Readme
Activity
Stars
1
star
Watchers
1
watching
Forks
0
forks
Report repository
main
Branches
Tags
Go to file
Code
Open more actions menu
Latest commit
History
32 Commits
32 Commits
Folders and files
Name
Name
Last commit message
Last commit date
0001_project_beep
0001_project_beep
0002_ip_cores_verify_sv
0002_ip_cores_verify_sv
0003_system_verilog_study
0003_system_verilog_study
0006_UART_RS232
0006_UART_RS232
0007_LCD_Display
0007_LCD_Display
0008_HDMI_Display
0008_HDMI_Display
0009_SPI_flash
0009_SPI_flash
0010_HDMI_Display_STA
0010_HDMI_Display_STA
0011_IIC_EEPROM
0011_IIC_EEPROM
0012_ASYNC_FIFO
0012_ASYNC_FIFO
scripts_tools
scripts_tools
dev.txt
dev.txt
dev2.txt
dev2.txt
main.txt
main.txt
readme.txt
readme.txt
test.txt
test.txt
View all files
Repository files navigation
README
More
items
it is main !!
About
FPAG/interface/verilog/system verilog/digital logic design study
Topics
fpag
verilog
Resources
Readme
Activity
Stars
1
star
Watchers
1
watching
Forks
0
forks
Report repository
Releases
Packages
Contributors
Languages
You can’t perform that action at this time.
