Skip to content
#

ftxui

Here are 103 public repositories matching this topic...

clearCore

Transparent, educational 5-stage pipeline CPU simulator: hazard detection, data forwarding, and a real-time TUI/Qt6 GUI that shows every stall and flush. MIPS means "without interlocked pipeline stages" — clearCore adds them back. MIPS today, RISC-V next, on a shared ISA-agnostic core. C++20 · FTXUI · Qt6.

  • Updated Aug 31, 2026
  • C++

Add this topic to your repo

To associate your repository with the ftxui topic, visit your repo's landing page and select "manage topics."

Learn more