A Simple 5-stage 32-bit pipelined processor with Harvard architecture and a RISC-like instruction set architecture.
-
Updated
Jan 17, 2022 - VHDL
A Simple 5-stage 32-bit pipelined processor with Harvard architecture and a RISC-like instruction set architecture.
Implementation of Harvard Architecture Processor using VHDL
A multi-cycle CPU which supports 54 Mips instructions
A 32-bit single cycle RISC CPU based on Harvard architecture with no cache or pipeline, by having very simple and reduced instruction set it can be used for educational purpose.
To associate your repository with the harvard-architecture-processor topic, visit your repo's landing page and select "manage topics."