Chanartip / CECS360 Star 0 Code Issues Pull requests Integrated_Circuit_Design class at CSULB counter verilog 7-segment debounce-button uphdl clockdivider Updated Sep 19, 2017 Verilog