Skip to content
View yhn-liu's full-sized avatar
🥰
Listening to Music
🥰
Listening to Music

Highlights

  • Pro

Block or report yhn-liu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
yhn-liu/README.md

Hi there 👋 I'm Yuhan Liu

I'm currently a master student at University of Copenhagen.

  • 🔬 My interests lie in Probalistic Machine Learning 🤖 and Computational Creativity. 🎧.
  • 🔨 I'm currently working on symbolic regression in epidemic.
  • 🎼 I'm also a song writer and guitarist. My favorite band is Sound Horizon 🕶.

Typing SVG

More about me ...

Languages

Python HTML CSS JavaScript C Java Dart

Frameworks

React Django Flutter

Databases

Postgres MySQL. MongoDB SQLite Supabase

Pinned Loading

  1. sustech-cs304/team-project-24spring-0 sustech-cs304/team-project-24spring-0 Public

    Moras is a modern RISC-V IDE with fully functional RISC-V backend and AI integration.

    Rust 2 1

  2. OOAD-Project-SUSDorm OOAD-Project-SUSDorm Public

    Forked from YzhHKU/OOAD

    This is a dormitory management system implemented with NuxtJS and Django. It's also the project for the OOAD course.

    JavaScript 3 1

  3. Soulnd-Xinyin/Metronome Soulnd-Xinyin/Metronome Public

    A metronome built with Flutter.

    Dart 1

  4. SUSTech-CS305-Simple-File-Server SUSTech-CS305-Simple-File-Server Public

    This is the simple file server project of SUSTech CS305 computer network project in the fall of 2023.

    Python 4 1

  5. FPGA-Classic-Mips-pipeline-CPU FPGA-Classic-Mips-pipeline-CPU Public

    This project is a Classic Mips pipeline CPU, written in Verilog language, Mips assembly to achieve scene testing.

    VHDL 1