AMBA APB Master-Slave protocol implementation in Verilog with zero-wait and wait-state support.
-
Updated
Aug 7, 2026 - Verilog
AMBA APB Master-Slave protocol implementation in Verilog with zero-wait and wait-state support.
AMBA AHB-Lite interconnect implementation in Verilog
AXI-based DMA engine (memory-to-memory transfer) in Verilog
To associate your repository with the soc-interconnect topic, visit your repo's landing page and select "manage topics."